				T		
D N	2.0	14 14	1 1		1 1	
Reg. No. :				(4)		1 1 1
_		Section 1				

Question Paper Code: 31315

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013.

Sixth Semester

Computer Science and Engineering

CS 2354/ CS 64/ 10144 CS 604 — ADVANCED COMPUTER ARCHITECTURE

(Regulation 2008/2010)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

PART A — $(10 \times 2 = 20 \text{ marks})$

- 1. What is pipeline CPI?
- 2. What are the uses of static branch predictors?
- 3. What are the advantages of superblock approach?
- 4. What are the functional units of Itanium processor?
- 5. What are the advantages of MIMD multiprocessors?
- 6. What is the importance of memory consistency model?
- 7. What are the categories of cache organization based on placing a block?
- 8. What are the measures of I/O performance?
- 9. What is multicore?
- 10. What are the design issues of cell processor?

PART B - (5 × 16 = 80 marks)

- 11. (a) (i) What is Dynamic Scheduling? Explain how it is used to reduce data hazards. (8)
 - (ii) Explain how to reduce branch costs with dynamic hardware prediction. (8)

Or

- (b) (i) Explain the various types of dependences in ILP. (8)
 - (ii) Explain in detail the concept involved in Instruction level parallelism. (8)

(ii) Explain the trace scheduling in exploiting ILP. List its advantage (ii) Briefly discuss the limitations of ILP. 13. (a) (i) What do you mean by snooping protocol? Explain how it is used maintain the coherence. (ii) Explain the different models of memory consistency. Or (b) (i) Discuss the directory based cache coherence protocol. (ii) Explain how the hardware primitives can be used to be synchronization operations. 14. (a) (i) Explain the various hit time reduction techniques. (ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various technique available for reducing cache miss rate. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance.	12.	(a)	(i)	Distinguish between hardware versus software speculation mechanism in detail. (8)
(ii) Explain the trace scheduling in exploiting ILP. List its advantage (ii) Briefly discuss the limitations of ILP. 13. (a) (i) What do you mean by snooping protocol? Explain how it is used maintain the coherence. (ii) Explain the different models of memory consistency. Or (b) (i) Discuss the directory based cache coherence protocol. (ii) Explain how the hardware primitives can be used to be synchronization operations. 14. (a) (i) Explain the various hit time reduction techniques. (ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various technique available for reducing cache miss rate. (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance.		i.	(ii)	Explain how the instruction format of IA64 is used to achieve the parallism. (8)
(ii) Briefly discuss the limitations of ILP. 13. (a) (i) What do you mean by snooping protocol? Explain how it is used maintain the coherence. (ii) Explain the different models of memory consistency. Or (b) (i) Discuss the directory based cache coherence protocol. (ii) Explain how the hardware primitives can be used to be synchronization operations. 14. (a) (i) Explain the various hit time reduction techniques. (ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various technique available for reducing cache miss rate. (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance in the content of the conten				
13. (a) (i) What do you mean by snooping protocol? Explain how it is used maintain the coherence. (ii) Explain the different models of memory consistency. Or (b) (i) Discuss the directory based cache coherence protocol. (ii) Explain how the hardware primitives can be used to be synchronization operations. 14. (a) (i) Explain the various hit time reduction techniques. (ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various technique available for reducing cache miss rate. (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance. (ii) Explain the architecture of IBM cell processor with neat ble		(b)	(i)	Explain the trace scheduling in exploiting ILP. List its advantages. (8)
maintain the coherence. (ii) Explain the different models of memory consistency. Or (b) (i) Discuss the directory based cache coherence protocol. (ii) Explain how the hardware primitives can be used to be synchronization operations. 14. (a) (i) Explain the various hit time reduction techniques. (ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various technique available for reducing cache miss rate. (c) 15. (a) (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance in the component of th		, a	(ii)	Briefly discuss the limitations of ILP. (8)
Or (b) (i) Discuss the directory based cache coherence protocol. (ii) Explain how the hardware primitives can be used to be synchronization operations. 14. (a) (i) Explain the various hit time reduction techniques. (ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various techniques available for reducing cache miss rate. (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance in the content of th	13.	(a)	(i)	What do you mean by snooping protocol? Explain how it is used to maintain the coherence. (8)
(b) (i) Discuss the directory based cache coherence protocol. (ii) Explain how the hardware primitives can be used to be synchronization operations. 14. (a) (i) Explain the various hit time reduction techniques. (ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various techniques available for reducing cache miss rate. (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance (ii) Explain the architecture of IBM cell processor with neat blooms.			(ii)	Explain the different models of memory consistency. (8)
(ii) Explain how the hardware primitives can be used to busynchronization operations. 14. (a) (i) Explain the various hit time reduction techniques. (ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various techniques available for reducing cache miss rate. (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance in the content of the conten				\mathbf{Or}
synchronization operations. 14. (a) (i) Explain the various hit time reduction techniques. (ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various techniques available for reducing cache miss rate. (c) 15. (a) (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance (ii) Explain the architecture of IBM cell processor with neat block.		(b)	(i)	Discuss the directory based cache coherence protocol. (8)
(ii) Explain the RAID architecture in detail. Or (b) What are the categories of cache misses? Explain the various technique available for reducing cache miss rate. (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance (ii) Explain the architecture of IBM cell processor with neat bleepoles.			(ii)	Explain how the hardware primitives can be used to build synchronization operations. (8)
Or (b) What are the categories of cache misses? Explain the various technique available for reducing cache miss rate. (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance (ii) Explain the architecture of IBM cell processor with neat blooms.	14.	(a)	(i)	Explain the various hit time reduction techniques. (8)
(b) What are the categories of cache misses? Explain the various technique available for reducing cache miss rate. (c) 15. (a) (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance (ii) Explain the architecture of IBM cell processor with neat blooming the second of the content of			(ii)	Explain the RAID architecture in detail. (8)
available for reducing cache miss rate. (i) Discuss the design challenges of SMT architecture. (ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance (ii) Explain the architecture of IBM cell processor with neat ble	25 V	* 4	B P	Or
(ii) Explain the Intel multicore architecture with its benefits. Or (b) (i) Explain in detail about the CMP architecture and its performance (ii) Explain the architecture of IBM cell processor with neat blooms.		(b)		
Or (b) (i) Explain in detail about the CMP architecture and its performance (ii) Explain the architecture of IBM cell processor with neat blooms.	15.	(a)	(i)	Discuss the design challenges of SMT architecture. (8)
(b) (i) Explain in detail about the CMP architecture and its performance (ii) Explain the architecture of IBM cell processor with neat blooms.	•		(ii)	Explain the Intel multicore architecture with its benefits. (8)
(ii) Explain the architecture of IBM cell processor with neat blo		_	V	Or
	n	(p)	(i)	Explain in detail about the CMP architecture and its performance. (8)
A V	P		(ii)	Explain the architecture of IBM cell processor with neat block diagram. (8)